

Project Name :GK5MPFX

Platform : CML-H+N18P-G62

1. INDEX

2. SYSTEM BLOCK DIAGRAM

3. POWER SEQUENCE

4. POWER MAP

5. CPU CFL-H DDR4

6. CPU CFL-H eDP/PEX/DMI/RSVD

7. CPU CFL-H MISC/CLK/JTAG/CFG

8. CPU CFL-H VCORE

9. CPU CFL-H VCCGT

10. CPU CFL-H VCCSA/VCCIO/VDDQ

11. CPU CFL-H GND

12. PCH CFL-H SPI/DDI CTRL/RSVD

13. PCH CFL-H DMI/PCIE/USB2/SATA

14. PCH CFL-H PM/HDA/SMBUS/RTC

15. PCH CFL-H CLK/USB3/LPC

16. PCH CFL-H CNV/I/UART/I2C

17. PCH CFL-H POWER

18. PCH CFL-H GND

19. DDR4 SO-DIMM1

20. DDR4 SO-DIMM2

21. eDP Pannel/CAMERA

22. HDMI

23. Mini DisplayPort

24. EC(IT5571L)/BIOS/KB CONN

25. ME KB

26. AUDIO(ALC274)/ALC1306

27. LAN(RTL8111G-CG)

28. USB3.1 TYPE-C

29. HDD/SSD

30. WLAN/UART DEBUG/LPC DEBUG

31. TP/CP/FAN/LB

32. PWR_DB/USB3.0 DB/Audio DB

33. BATT IN/CHARGER(BQ24781)

34. DC IN/PWR_SW/H-S CAP/SCREW

35. POWER VR CONTROLLER

36. POWER VCORE/VCCGT/VCCSA

37. POWER +5VA/+3.3VA

38. POWER +1.05VA_PCH

39. POWER +1.2VS_DDR/2.5VS/VT

40. POWER +VCCIO/+VS PWR/+V PWR
41. N18P-G61 POWER SEQUENCE

42. N18P-G61 GFX-PCIE

43. N18P-G61 FrameBuffer A

44. N18P-G61 Frame Buffer B

45. N18P-G61 XTAL/IFP[A:F]

46. N18P-G61 STRAP/Serial ROM

47. N18P-G61 GPIO/Thermal/I2C

48. N18P-G61 POWER

49. N18P-G61 VRAM1_FrameBuffer A

50. N18P-G61 VRAM2_FrameBuffer A

51. N18P-G61 VRAM3_Frame Buffer B

52. N18P-G61 VRAM4_Frame Buffer B

53. N18P-G61 NVVDD Controller

54. N18P-G61 NVVDD

55. N18P-G61 1V8_AON/1V8_MAIN/PEX/1.8VA

56. N18P-G61 FBVDDQ_MEM

57. OVR-M

58. TGP-SENSE

59. History


M/B Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note


Daughter Board Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note


SYSTEM BLOCK DIAGRAM





POWER ON SEQUENCE







 同方国际信息技术有限公司			
Title			
POWER SEQUENCE			
Size	Document Number		Rev
Custom	GK5MPFX		1.0
Date:	Friday, November 26, 2010		Sheet 3 of 81










H_CFG0 (IPU)	Stall reset sequence after PCU PLL lock until de-asserted
0	Stall
1	Normal Operation No stall: (Default)

H_CFG2 (IPU)	PCI Express* Static x16 Lane Numbering Reversal
0	Lane numbers reversed
1	Normal operation

H_CFG4 (IPU)	eDP Presence strap
0	Enabled
1	Disabled


H_CFG6 (IPU)	H_CFG5 (IPU)	PCI Express* Bifurcation
0	0	1 x8, 2 x4 PCI Express
0	1	reserved
1	0	2 x8 PCI Express
1	1	1 x16 PCI Express

H_CFG7 (IPU)	PEG Training
0	PEG Wait for BIOS for training
1	PEG Train immediately following RESET# de-assertion (Default)





611586_CML_H_PDG_Rev0p9
Vcc
Bulk Decoupling Example
4x 470uF
Processor Decoupling Requirements
20x 47uF 0805
13x 47uF 0803
32x 10uF 0402
45x 1uF 0201/0402


Vcore
Page 8: 47uF*38 + 4.7*24 = 948.8uF



611586_CML_H_PDG_Rev0p9
VCCGT
Bulk Decoupling Example
2 x 220uF
Processor Decoupling Requirements
3x 47uF 0805
7x 22uF 0603
10x 10uF 0402
12x 1uF 0201/0402

VccGT
Page 9 : 22u * 20 + 4.7u * 12 = 496.4uF





VCCPLL_OC:
CPU digital PLL power rails
VCCPLL:
CPU PLL power rails

VCCST:
Sustain voltage for processor
in Standby modes
VCCSTG:
Gated version of VCCST

(1) VCCPLL is allowed to be OFF in S3,
but it is generally assumed to be ON
since it is powered from the same
source as VCCST.

(2) VCCPLL_OC is allowed to be turned
off during S3 if it is not powered
directly from VDDQ

同方国际信息技术有限公司

File			CML-H VCCSA/VCCIO/VDDQ	
Size	Customer	Document Number	GK5MPFX	
Date	Friday, November 29, 2019	Sheet	10	of 61
Rev	1.0			

CPU1F			
A10	VSS 1	VSS 82	AK4
A12	VSS 2	VSS 83	AL10
A16	VSS 3	VSS 84	AL12
A18	VSS 4	VSS 85	AL14
A20	VSS 5	VSS 86	AL16
A22	VSS 6	VSS 87	AL18
A24	VSS 7	VSS 88	AL20
A26	VSS 8	VSS 89	AL22
A28	VSS 9	VSS 90	AL24
A30	VSS 10	VSS 91	AL26
A32	VSS 11	VSS 92	AL28
AA12	VSS 12	VSS 93	AM1
AA20	VSS 13	VSS 94	AM2
AA28	VSS 14	VSS 95	AM3
AB33	VSS 15	VSS 96	AM38
AB36	VSS 16	VSS 97	AM4
AB37	VSS 17	VSS 98	AM5
AC1	VSS 18	VSS 99	AN12
AC12	VSS 19	VSS 100	AN20
AC2	VSS 20	VSS 101	AN30
AC3	VSS 21	VSS 102	AN5
AC37	VSS 22	VSS 103	AN6
AC38	VSS 23	VSS 104	AP10
AC4	VSS 24	VSS 105	AP11
AC5	VSS 25	VSS 106	AP12
AC6	VSS 26	VSS 107	AP33
AD10	VSS 27	VSS 108	AP34
AD11	VSS 28	VSS 109	AP8
AD12	VSS 29	VSS 110	AP9
AD29	VSS 30	VSS 111	AP9
AD30	VSS 31	VSS 112	AR13
AD5	VSS 32	VSS 113	AR14
AD6	VSS 33	VSS 114	AR2
AD8	VSS 34	VSS 115	AR29
AE33	VSS 35	VSS 116	AR3
AE34	VSS 36	VSS 117	AR30
AE5	VSS 37	VSS 118	AR31
AF1	VSS 38	VSS 119	AR32
AF12	VSS 39	VSS 120	AR33
AF13	VSS 40	VSS 121	AR34
AF14	VSS 41	VSS 122	AR35
AF2	VSS 42	VSS 123	AR36
AF3	VSS 43	VSS 124	AR37
AF4	VSS 44	VSS 125	AR38
AG10	VSS 45	VSS 126	AR4
AG11	VSS 46	VSS 127	AR5
AG13	VSS 47	VSS 128	AT29
AG29	VSS 48	VSS 129	AT30
AG30	VSS 49	VSS 130	AT6
AG6	VSS 50	VSS 131	AU10
AG7	VSS 51	VSS 132	AU12
AG8	VSS 52	VSS 133	AU13
AH12	VSS 53	VSS 134	AU14
AH33	VSS 54	VSS 135	AU34
AH34	VSS 55	VSS 136	AU6
AH35	VSS 56	VSS 137	AU7
AH36	VSS 57	VSS 138	AU8
AH6	VSS 58	VSS 139	AU9
AJ1	VSS 59	VSS 140	AV37
AJ13	VSS 60	VSS 141	AV38
AJ15	VSS 61	VSS 142	AW1
AJ2	VSS 62	VSS 143	AW2
AJ3	VSS 63	VSS 144	AW2
AJ37	VSS 64	VSS 145	AW29
AJ38	VSS 65	VSS 146	AW3
AJ4	VSS 66	VSS 147	AW30
AJ6	VSS 67	VSS 148	AW4
W4	VSS 68	VSS 149	W2
W5	VSS 69	VSS 150	W12
Y10	VSS 70	VSS 151	Y29
Y11	VSS 71	VSS 152	Y30
Y13	VSS 72	VSS 153	Y4
Y14	VSS 73	VSS 154	Y5
Y37	VSS 74	VSS 155	Y6
Y4	VSS 75	VSS 156	Y7
Y7	VSS 76	VSS 157	W12
Y8	VSS 77	VSS 158	W2
Y9	VSS 78	VSS 159	W3
VSS 79	VSS 79	VSS 160	W33
AK29	VSS 80	VSS 161	W34
AK30	VSS 81	VSS 162	W34

6 OF 13
CPL_H_B2_INT_IP_CRB_CPLH



CPU1G			
AW5	VSS 163	VSS 244	BJ15
AY2	VSS 164	VSS 245	BJ16
AY3	VSS 165	VSS 246	BJ22
AY4	VSS 166	VSS 247	BJ25
BA10	VSS 167	VSS 248	BJ30
BA11	VSS 168	VSS 249	BJ31
BA12	VSS 169	VSS 250	BJ32
BA13	VSS 170	VSS 251	BJ33
BA17	VSS 171	VSS 252	BJ34
BA37	VSS 172	VSS 253	BJ35
BA38	VSS 173	VSS 254	BJ36
BA39	VSS 174	VSS 255	BJ37
BA3	VSS 175	VSS 256	BJ4
BB1	VSS 176	VSS 257	BJ5
BB12	VSS 177	VSS 258	BJ6
BB2	VSS 178	VSS 259	BJ7
BB29	VSS 179	VSS 260	BJ8
BB3	VSS 180	VSS 261	BJ9
BB37	VSS 181	VSS 262	BJ10
BB4	VSS 182	VSS 263	BJ11
BB5	VSS 183	VSS 264	BJ12
BB6	VSS 184	VSS 265	BJ13
BC12	VSS 185	VSS 266	BJ14
BC13	VSS 186	VSS 267	BJ15
BC14	VSS 187	VSS 268	BJ16
BC33	VSS 188	VSS 269	BJ17
BC34	VSS 189	VSS 270	BJ18
BC3	VSS 190	VSS 271	BJ19
BC37	VSS 191	VSS 272	BJ20
BD10	VSS 192	VSS 273	BJ21
BD11	VSS 193	VSS 274	BJ22
BD12	VSS 194	VSS 275	BJ23
BD6	VSS 195	VSS 276	BJ24
BD7	VSS 196	VSS 277	BJ25
BD8	VSS 197	VSS 278	BJ26
BD9	VSS 198	VSS 279	BJ27
BE1	VSS 199	VSS 280	BJ28
BE2	VSS 200	VSS 281	BJ29
BE29	VSS 201	VSS 282	BJ30
BE3	VSS 202	VSS 283	BJ31
BE30	VSS 203	VSS 284	BJ32
BE31	VSS 204	VSS 285	BJ33
BE4	VSS 205	VSS 286	BJ34
BE5	VSS 206	VSS 287	BJ35
BE6	VSS 207	VSS 288	BJ36
BF11	VSS 208	VSS 289	BJ37
BF33	VSS 209	VSS 290	BJ38
BF34	VSS 210	VSS 291	BJ39
BG12	VSS 211	VSS 292	BJ40
BG13	VSS 212	VSS 293	BJ41
BG14	VSS 213	VSS 294	BJ42
BG37	VSS 214	VSS 295	BJ43
BG38	VSS 215	VSS 296	BJ44
BG5	VSS 216	VSS 297	BJ45
BH1	VSS 217	VSS 298	BJ46
BH10	VSS 218	VSS 299	BJ47
BH11	VSS 219	VSS 300	BJ48
BH12	VSS 220	VSS 301	BJ49
BH14	VSS 221	VSS 302	BJ50
BI2	VSS 222	VSS 303	BJ51
BI5	VSS 223	VSS 304	BJ52
BI6	VSS 224	VSS 305	BJ53
BI4	VSS 225	VSS 306	BJ54
BI6	VSS 226	VSS 307	BJ55
BI7	VSS 227	VSS 308	BJ56
BI8	VSS 228	VSS 309	BJ57
BI9	VSS 229	VSS 310	BJ58
Y2	VSS 230	VSS 311	BJ59
Y3	VSS 231	VSS 312	BJ60
Y33	VSS 232	VSS 313	BJ61
Y34	VSS 233	VSS 314	BJ62
Y4	VSS 234	VSS 315	BJ63
Y5	VSS 235	VSS 316	BJ64
Y6	VSS 236	VSS 317	BJ65
Y7	VSS 237	VSS 318	BJ66
Y8	VSS 238	VSS 319	BJ67
Y37	VSS 239	VSS 320	BJ68
Y38	VSS 240	VSS 321	BJ69
Y39	VSS 241	VSS 322	BJ70
Y40	VSS 242	VSS 323	BJ71
Y41	VSS 243	VSS 324	BJ72

7 OF 13
CPL_H_B2_INT_IP_CRB_CPLH

CPU1H			
BN4	VSS 325	VSS 400	F15
BN7	VSS 326	VSS 401	F16
BP12	VSS 327	VSS 402	F17
BP14	VSS 328	VSS 403	F18
BP18	VSS 329	VSS 404	F19
BP21	VSS 330	VSS 405	F20
BP24	VSS 331	VSS 406	F21
BP25	VSS 332	VSS 407	F22
BP26	VSS 333	VSS 408	F23
BP27	VSS 334	VSS 409	F24
BP29	VSS 335	VSS 410	F25
BP3	VSS 336	VSS 411	F26
BP34	VSS 337	VSS 412	F27
BP7	VSS 338	VSS 413	F28
BR12	VSS 339	VSS 414	F29
BR14	VSS 340	VSS 415	F30
BR24	VSS 341	VSS 416	F31
BR25	VSS 342	VSS 417	F32
BR26	VSS 343	VSS 418	F33
BR29	VSS 344	VSS 419	F34
BR34	VSS 345	VSS 420	F35
BR36	VSS 346	VSS 421	F36
BR7	VSS 347	VSS 422	F37
BT12	VSS 348	VSS 423	F38
BT14	VSS 349	VSS 424	F39
BT18	VSS 350	VSS 425	F40
BT21	VSS 351	VSS 426	F41
BT24	VSS 352	VSS 427	F42
BT26	VSS 353	VSS 428	F43
BT29	VSS 354	VSS 429	F44
BT3	VSS 355	VSS 430	F45
BT5	VSS 356	VSS 431	F46
BT7	VSS 357	VSS 432	F47
C11	VSS 358	VSS 433	F48
C15	VSS 359	VSS 434	F49
C17	VSS 360	VSS 435	F50
C19	VSS 361	VSS 436	F51
C21	VSS 362	VSS 437	F52
C23	VSS 363	VSS 438	F53
C25	VSS 364	VSS 439	F54
C27	VSS 365	VSS 440	F55
C29	VSS 366	VSS 441	F56
C31	VSS 367	VSS 442	F57
C37	VSS 368	VSS 443	F58
C5	VSS 369	VSS 444	F59
C6	VSS 370	VSS 445	F60
C9	VSS 371	VSS 446	F61
D10	VSS 372	VSS 447	F62
D12	VSS 373	VSS 448	F63
D14	VSS 374	VSS 449	F64
D18	VSS 375	VSS 450	F65
D20	VSS 376	VSS 451	F66
D22	VSS 377	VSS 452	F67
D24	VSS 378	VSS 453	F68
D26	VSS 379	VSS 454	F69
D28	VSS 380	VSS 455	F70
D29	VSS 381	VSS 456	F71
D3	VSS 382	VSS 457	F72
D30	VSS 383	VSS 458	F73
D33	VSS 384	VSS 459	F74
D35	VSS 385	VSS 460	F75
D6	VSS 386	VSS 461	F76
D9	VSS 387	VSS 462	F77
E34	VSS 388	VSS 463	F78
E35	VSS 389	VSS 464	F79
E38	VSS 390	VSS 465	F80
E4	VSS 391	VSS 466	F81
E6	VSS 392	VSS 467	F82
N33	VSS 393	VSS 468	F83
N34	VSS 394	VSS 469	F84
N4	VSS 395	VSS 470	F85
N5	VSS 396	VSS 471	F86
N6	VSS 397	VSS 472	F87
N7	VSS 398	VSS 473	F88
N9	VSS 399	VSS 474	F89
P12	VSS 400	VSS 475	F90
P37	VSS 401	VSS 476	F91
M14	VSS 402	VSS 477	F92
M6	VSS 403	VSS 478	F93
N1	VSS 404	VSS 479	F94
N11	VSS 405	VSS 480	F95
N13	VSS 406	VSS 481	F96
N15	VSS 407	VSS 482	F97
N17	VSS 408	VSS 483	F98
N19	VSS 409	VSS 484	F99
N21	VSS 410	VSS 485	F100

8 OF 13
CPL_H_B2_INT_IP_CRB_CPLH

			
File		CML-H GND	
Size	Document Number	GK5MPFX	
Customer			
Date:	Friday, November 29, 2019	Sheet	11 of 61








Figure 1 shows the pin connections for the H-thermstrip. The diagram is divided into two main sections. The top section, labeled 'AUDIO USB OC#', lists pins R1, R3, R4, R5, R6, R7, and R9, each connected to a 10K-04 resistor. A 3.3V supply is connected to the top of this section. The bottom section, labeled 'SATAGPS', lists pins R63, R60, R59, R57, R54, and R52, each connected to a 10K-04 resistor. A 1.05V5 CPU supply is connected to the bottom of this section. At the bottom left, the label 'H THERMSTRIP N' is present, and at the bottom center, 'R39 1K-1-04' is indicated.



HDA_BSD (IPD)	Flash Descriptor Security Override
0	ME Enable security (Default)
1	ME Disabled security



SMBALERT#(IPD)	Intel ME Crypto Transport Layer Security Confidentiality (TLS)
0	Disable (Default)
1	Enable




SML0ALERT#(IPD)	eSPI&LPC Select
0	LPC (Default)
1	eSPI



SML1ALERT#(IPD)	IntelR DCI-OOB
0	Disable (Default)
1	Enable




SUS Battery



DEL CNRTC2


Black PET.KTS CR2032, 120mm.KTS

CLEAR CMOS



同方国际信息技术有限公司

CML-H PM/HDA/SMBUS/RTC			
File	Document Number	Rev	
Custom	GK5MPFX	1.0	
Date	Friday, November 28, 2019	Sheet	14 of 81



GPP_B22/GSPI1_MOSI(IPD)	Boot BIOS Destination
0	SPI (Default)
1	LPC

+3.3V_{IO} R545 @150K-04 PCH_GSPI1_SI_R

GPP_B18/GSPI0_MOSI(IPD)	No Reboot Mode with TCO Disabled
0	Disabled (Default)
1	Enable

+3.3V_{IO} R546 @4.7K-04 GPP_B18



CNV_BRI_DT (IPD)	XTAL Frequency Select
0	38.4MHz XTAL frequency
1	24MHz XTAL frequency (Default)

+VCCPRIM_1P8 R810 10K-04 CNV_BRI_DT_PCH

CNV_RGI_DT	M.2 CNV Mode Select
0	Integrated CNVi enable
1	Integrated CNVi disable

R817 @100K-04 CNV_RGI_DT_PCH


+VCCPRIM_1P8 R815 20K-04 CNV_BRI_RSP
R856 20K-04 CNV_RGI_RSP



GPP_J9	VCCPSPI Rail select
0	VCCPSPI is connected to 3.3V
1	VCCPSPI is connected to 1.8V

+VCCPRIM_1P8 R811 @4.7K-04 GPP_J9


同方国际信息技术有限公司			
File CML-H CNV/UART/I2C			
Size	Document Number	Rev	
Custan	GK5MPFX	1.0	
Date	Wednesday, January 15, 2020	Sheet	16 of 61



PCH11		
A2	VSS_1	AL12
A28	VSS_2	AL17
A3	VSS_3	AL21
A33	VSS_4	AL24
A37	VSS_5	AL26
A4	VSS_6	AL29
A45	VSS_7	AL33
A46	VSS_8	AL38
A47	VSS_9	AM1
A48	VSS_10	AM18
A5	VSS_11	AM2
A8	VSS_12	AM3
AA19	VSS_13	AN16
AA20	VSS_14	AN34
AA25	VSS_15	AP4
AA27	VSS_16	AP46
AA28	VSS_17	AR12
AA31	VSS_18	AR16
AA49	VSS_19	AR24
AA5	VSS_20	AR38
AB19	VSS_21	AT1
AB25	VSS_22	AT16
AB31	VSS_23	AT18
AC12	VSS_24	AT21
AC17	VSS_25	AT24
AC33	VSS_26	AT26
AC38	VSS_27	AT29
AC4	VSS_28	AT32
AC46	VSS_29	AV11
AD1	VSS_30	AV17
AD19	VSS_31	AW16
AD2	VSS_32	AW46
AD25	VSS_33	AW4
AD28	VSS_34	AW46
AD49	VSS_35	BA12
AE12	VSS_36	BA14
AE33	VSS_37	BA5
AE38	VSS_38	BA6
AE4	VSS_39	BB41
AE46	VSS_40	BB43
AF22	VSS_41	BB9
AF25	VSS_42	BC10
AF28	VSS_43	BC13
AG1	VSS_44	BC15
AG22	VSS_45	BC19
AG23	VSS_46	BC24
AG25	VSS_47	BC26
AG27	VSS_48	BC31
AG28	VSS_49	BC35
AG30	VSS_50	BC40
AG49	VSS_51	BC45
AH12	VSS_52	BC5
AH17	VSS_53	BC28
AH3	VSS_54	BC31
AH38	VSS_55	BC35
AJ19	VSS_56	BC40
AJ20	VSS_57	BC45
AJ25	VSS_58	BC5
AJ27	VSS_59	BD3
AJ28	VSS_60	BD44
AJ30	VSS_61	BF1
AJ31	VSS_62	BF2
AK19	VSS_63	BF3
AK30	VSS_64	BF48
AK25	VSS_65	BF57
AK27	VSS_66	BG2
AK28	VSS_67	BG22
AK30	VSS_68	BG25
AK31	VSS_69	BG28
AK4	VSS_70	
AK45	VSS_71	
	VSS_72	

PCH1L		
BG3	VSS_145	M24
BG33	VSS_146	M32
BG37	VSS_147	M34
BG4	VSS_148	M49
BG45	VSS_149	M5
C12	VSS_150	N12
C25	VSS_151	N16
C38	VSS_152	N203
C4	VSS_153	N204
C48	VSS_154	N205
C5	VSS_155	N206
D12	VSS_156	N207
D16	VSS_157	N208
D17	VSS_158	N209
D30	VSS_159	N210
D33	VSS_160	N211
D8	VSS_161	N212
E10	VSS_162	N213
E13	VSS_163	N214
E15	VSS_164	N215
E17	VSS_165	N216
E19	VSS_166	N217
E22	VSS_167	N218
E24	VSS_168	N219
E26	VSS_169	N220
E31	VSS_170	N221
E33	VSS_171	N222
E35	VSS_172	N223
E40	VSS_173	N224
E42	VSS_174	N225
E49	VSS_175	N226
F43	VSS_176	N227
F47	VSS_177	N228
G44	VSS_178	N229
G6	VSS_179	N230
H5	VSS_180	N231
J10	VSS_181	N232
J25	VSS_182	N233
J29	VSS_183	N234
J4	VSS_184	N235
J40	VSS_185	N236
J46	VSS_186	N237
J47	VSS_187	N238
J48	VSS_188	N239
J9	VSS_189	N240
K39	VSS_190	N241
M16	VSS_191	N242
M18	VSS_192	N243
M19	VSS_193	N244
M21	VSS_194	N245
M21	VSS_195	N246

12 OF 13
CNP_H_IP_CPL









+3.6V_LCD

Project: ECU_2023_0626_Rev001.dwg
Sheet: 1 of 1
Date: 2023/06/26
Author: GSKMPFX



FOR LCD POWER: 5VDD




A Cover power






BL_EN





[illegible][illegible]

 同方国际信息技术有限公司	
Title HDMI	
Size C	Document Number GK5MPFX
Date: Friday, November 20, 2015	Rev 1.0





00000000-00	
00	00000000-00
00	00000000-00
00	00000000-00






USB3.0 TYPE-C



同方国际信息技术有限公司			
USB3.1 TYPE-C			
Size	Document Number	Rev	
Custom	GK5MPFX	1.0	
Date	Friday, November 25, 2016	Sheet	28 of 61

SSD2




The diagram illustrates the PCIE interface circuitry. Key components include:


- PCIe Controller (CNSS01):** A multi-pin component at the top center.
- SSD Connections:** Multiple SSDs are connected via SAS/SATA interfaces, labeled with pins like C298, C284, C297, C296, C295, C294, C293, C292, C291, C290, C289, C288, C287, C286, C285, C284, C283, C282, C281, C280, C279, C278, C277, C276, C275, C274, C273, C272, C271, C270, C269, C268, C267, C266, C265, C264, C263, C262, C261, C260, C259, C258, C257, C256, C255, C254, C253, C252, C251, C250, C249, C248, C247, C246, C245, C244, C243, C242, C241, C240, C239, C238, C237, C236, C235, C234, C233, C232, C231, C230, C229, C228, C227, C226, C225, C224, C223, C222, C221, C220, C219, C218, C217, C216, C215, C214, C213, C212, C211, C210, C209, C208, C207, C206, C205, C204, C203, C202, C201, C200, C199, C198, C197, C196, C195, C194, C193, C192, C191, C190, C189, C188, C187, C186, C185, C184, C183, C182, C181, C180, C179, C178, C177, C176, C175, C174, C173, C172, C171, C170, C169, C168, C167, C166, C165, C164, C163, C162, C161, C160, C159, C158, C157, C156, C155, C154, C153, C152, C151, C150, C149, C148, C147, C146, C145, C144, C143, C142, C141, C140, C139, C138, C137, C136, C135, C134, C133, C132, C131, C130, C129, C128, C127, C126, C125, C124, C123, C122, C121, C120, C119, C118, C117, C116, C115, C114, C113, C112, C111, C110, C109, C108, C107, C106, C105, C104, C103, C102, C101, C100, C99, C98, C97, C96, C95, C94, C93, C92, C91, C90, C89, C88, C87, C86, C85, C84, C83, C82, C81, C80, C79, C78, C77, C76, C75, C74, C73, C72, C71, C70, C69, C68, C67, C66, C65, C64, C63, C62, C61, C60, C59, C58, C57, C56, C55, C54, C53, C52, C51, C50, C49, C48, C47, C46, C45, C44, C43, C42, C41, C40, C39, C38, C37, C36, C35, C34, C33, C32, C31, C30, C29, C28, C27, C26, C25, C24, C23, C22, C21, C20, C19, C18, C17, C16, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, C5, C4, C3, C2, C1, C0.
- SATA Connections:** SATA4P4 is connected to the bottom left.
- Power Regulation:** +3.3V rails are shown throughout the circuit, connected to various capacitors (C1327, C1328, C1330, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, C1341, C1342, C1343, C1344, C1345, C1346, C1347, C1348, C1349, C1350, C1351, C1352, C1353, C1354, C1355, C1356, C1357, C1358, C1359, C1360, C1361, C1362, C1363, C1364, C1365, C1366, C1367, C1368, C1369, C1370, C1371, C1372, C1373, C1374, C1375, C1376, C1377, C1378, C1379, C1380, C1381, C1382, C1383, C1384, C1385, C1386, C1387, C1388, C1389, C1390, C1391, C1392, C1393, C1394, C1395, C1396, C1397, C1398, C1399, C1400, C1401, C1402, C1403, C1404, C1405, C1406, C1407, C1408, C1409, C1410, C1411, C1412, C1413, C1414, C1415, C1416, C1417, C1418, C1419, C1420, C1421, C1422, C1423, C1424, C1425, C1426, C1427, C1428, C1429, C1430, C1431, C1432, C1433, C1434, C1435, C1436, C1437, C1438, C1439, C1440, C1441, C1442, C1443, C1444, C1445, C1446, C1447, C1448, C1449, C1450, C1451, C1452, C1453, C1454, C1455, C1456, C1457, C1458, C1459, C1460, C1461, C1462, C1463, C1464, C1465, C1466, C1467, C1468, C1469, C1470, C1471, C1472, C1473, C1474, C1475, C1476, C1477, C1478, C1479, C1480, C1481, C1482, C1483, C1484, C1485, C1486, C1487, C1488, C1489, C1490, C1491, C1492, C1493, C1494, C1495, C1496, C1497, C1498, C1499, C1500, C1501, C1502, C1503, C1504, C1505, C1506, C1507, C1508, C1509, C1510, C1511, C1512, C1513, C1514, C1515, C1516, C1517, C1518, C1519, C1520, C1521, C1522, C1523, C1524, C1525, C1526, C1527, C1528, C1529, C1530, C1531, C1532, C1533, C1534, C1535, C1536, C1537, C1538, C1539, C1540, C1541, C1542, C1543, C1544, C1545, C1546, C1547, C1548, C1549, C1550, C1551, C1552, C1553, C1554, C1555, C1556, C1557, C1558, C1559, C1560, C1561, C1562, C1563, C1564, C1565, C1566, C1567, C1568, C1569, C1570, C1571, C1572, C1573, C1574, C1575, C1576, C1577, C1578, C1579, C1580, C1581, C1582, C1583, C1584, C1585, C1586, C1587, C1588, C1589, C1590, C1591, C1592, C1593, C1594, C1595, C1596, C1597, C1598, C1599, C1600, C1601, C1602, C1603, C1604, C1605, C1606, C1607, C1608, C1609, C1610, C1611, C1612, C1613, C1614, C1615, C1616, C1617, C1618, C1619, C1620, C1621, C1622, C1623, C1624, C1625, C1626, C1627, C1628, C1629, C1630, C1631, C1632, C1633, C1634, C1635, C1636, C1637, C1638, C1639, C1640, C1641, C1642, C1643, C1644, C1645, C1646, C1647, C1648, C1649, C1650, C1651, C1652, C1653, C1654, C1655, C1656, C1657, C1658, C1659, C1660, C1661, C1662, C1663, C1664, C1665, C1666, C1667, C1668, C1669, C1670, C1671, C1672, C1673, C1674, C1675, C1676, C1677, C1678, C1679, C1680, C1681, C1682, C1683, C1684, C1685, C1686, C1687, C1688, C1689, C1690, C1691, C1692, C1693, C1694, C1695, C1696, C1697, C1698, C1699, C1700, C1701, C1702, C1703, C1704, C1705, C1706, C1707, C1708, C1709, C1710, C1711, C1712, C1713, C1714, C1715, C1716, C1717, C1718, C1719, C1720, C1721, C1722, C1723, C1724, C1725, C1726, C1727, C1728, C1729, C1730, C1731, C1732, C1733, C1734, C1735, C1736, C1737, C1738, C1739, C1740, C1741, C1742, C1743, C1744, C1745, C1746, C1747, C1748, C1749, C1750, C1751

1-----PCIE (only PCIE)


Touch Pad&Finger Print





Light bar Control





FAN CONTROLLER



Audio&LAN DB CONN.




USB3.0 DB CONN.




 合肥国际信息技术有限公司			
Title PWR_DB/USB3.0 DB/Audio DB			
Size	Document Number	GK5MPFX	Rev 1.0
Custom			
Date:	Saturday, January 11, 2020	Sheet 32	of 61

+DC_IN

EMB20NP3V
12V-13A IC=100 deg
Ipulse=72A
Avalanche=10A
Swatt=1ms
15Watt 0.1ms





POWER SW




Discharge Resistor


For RF





```
VCCGT: Iccmax=32A
VCCGT: TDC=25A
```



+5VA




+3.3VA



同方国际信息技术有限公司

POWER +5VA/+3.3VA		Rev
Size	Document Number	1.0
Custom	GK5MPFX	
Date:	Friday, November 29, 2019	Sheet 37 of 61

+1.05VA_PCH




同方国际信息技术有限公司			
Title		POWER +1.8VA/+1.05VA_PCH	
Size	Document Number	GK5MPFX	Rev 1.0
Custom			
Date	Friday, November 25, 2016	Sheet	38 of 61


FOR EC POWER:SYMO

The diagram shows the EC power supply section. It includes an AP15603-33B voltage regulator (U330). The VIN pin is connected to a +5V input through a 0.04 ohm resistor (R844) and a 100nF capacitor (C1891). The EN pin is connected to a +3.3V input through a 0.04 ohm resistor (R845) and a 100nF capacitor (C1521). The VOUT pin is connected to a +3.3V output through a 0.04 ohm resistor (R846). The GND pin is connected to ground. The regulator is labeled U330.


+VCCIO





+5VS/+5V




+3.3VS/+3.3V



+1.05VS CPU/+1.05V CPU



DGPU POWER SEQUENCE




POWER UP sequence is required:+1.8V_AON->+1.8V_MAIN->+NVVDD->+NVVDDS/+1.0V_PEX_DVDD->+1.5V_FBVDDQ_MEM

- 1.The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
- 2.t1 From +1.8V_MAIN_EN to +1.0V_PEX_DVDD(+NVVDD_PGOOD) must NOT exceed 4ms.
- 3.The ramp-up overshoot should not exceed the silicon reliability limit voltage
- 4.Power up +NVVDD must be 90% before +1.0V+PEX_DVDD and NVVDDS can start ramp up.
- 5.Power up +1.8V_AON must be 90% before 3.3V ramp up.
- 6.All 3.3V devices that connect to the GPU must be powered after +1.8V_AON ; GPU can't have any 3.3V leakage path before +1.8V_AON present.
- 7.The propagation delay between +1.8V_MAIN_EN and the NVVDD_EN pin needs to be less than 300us during both power up and power down.

POWER DOWN sequence is required




- 1.+NVVDDS/+1.0V_PEX_DVDD must ramp down before NVVDD.
- 2.All other power rails can ramp down together with NVVDD.
- 3.+1.8V_MAIN must power down after NVVDD power down
- 3.The propagation delay between +1.8VMAIN_EN and the NVVDD_EN pin needs to be less than 300us during both power up and power down.
- 4.All 3.3V devices that connect to the GPU must be ramp down before +1.8V_AON; GPU can't have any 3.3V leakage path after +1.8V_AON and +1.8V_MAIN power down.
- 5.Power down NVVDDS and +1.0V_PEX_DVDD must be less than 10% before NVVDD can start ramp down.
- 6.Power down 3.3V must be less than 10% before +1.8V_AON can start ramp down.

同方国际信息技术有限公司			
Title N18P-G62 POWER SEQUENCE			
Size	Document Number		Rev
Custom	GK5MPFX		1.0
Date	Friday, November 29, 2019		Sheet 41 of 61




FBB_DBG1_0 << FBB_DBG1_0
FBB_CMD03_0 << FBB_CMD03_0
FBB_DBG7_0 << FBB_DBG7_0


G1C
HSP
G0400
COMMON



FBB_DBG1_0 << FBB_DBG1_0
FBB_CMD03_0 << FBB_CMD03_0
FBB_DBG7_0 << FBB_DBG7_0







N17P STRAPS

Table 3.1 HW-P/G1/G0/GD RT GD08S Recommended Memories										
Memory Density	Adopted Memory Configuration	Memory ID	Manufacturer Part Number	Size (Mbit)	Package	Memory Speed (MHz)	Data Capable (Mbit)	Qual. Plan	Status	
8 GB	256m12	L-250 and L-500	Samsung	K4G410025G-EC28	8-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Samsung	K4G410025G-EC25	8-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory
			Microc	MT712264025G-TE4	8-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Microc	MT712264025G-TE4	8-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory
			Hynix	H5G2264025G-EC	8-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Hynix	H5G2264025G-EC	8-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory
			Microc	MT712264025G-TE4	8-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Microc	MT712264025G-TE4	8-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory
			Hynix	H5G2264025G-EC	8-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Hynix	H5G2264025G-EC	8-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory
			Samsung	K4G410025G-EC28	8-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Samsung	K4G410025G-EC25	8-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory
4 GB	128m12	L-120 and L-500	Samsung	K4G4100128G-EC28	4-Bay	QAG	7 Gbps	0.1A	Full	Production ready
			Samsung	K4G4100128G-EC25	4-Bay	QAG	8 Gbps	0.1A	Full	Substitution allowed with memory

Table 5.6 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

[illegible]

Table 5.5 SORx_EXPOSED Strap Enablement for Down Design

Row Index	Group Size and State			Resulting SQRs_EXPOSED Enablements			
	ROM_SQ	ROM_S1	ROM_SCLR	SQR1_EXPOSED	SQR2_EXPOSED	SQR3_EXPOSED	SQR4_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	DISABLED
13	L	L	L	ENABLED	ENABLED	DISABLED	ENABLED
12	L	L	H	ENABLED	ENABLED	DISABLED	DISABLED
8	H	H	H	ENABLED	DISABLED	DISABLED	DISABLED
0	H	H	H	disabled	disabled	disabled	disabled
	L	L	X				

(Reserved; do not configure)

(Reserved)

All other Strap Configurations

N17X HW DG(DG-07875-001_v09) Page. 76

N17X HW DG(DG-07875-001_v09) Page. 78

2025-11-20 09:57:53 (15_103) Page: 10


 辰石国际直道技术有限公司	
Doc Doc#	N18P-G62 STRAP/Serial ROM
Doc Doc#	Document Number 2K5MPFX
Date Date	Friday, November 28, 2019

Table 12.3 RAMCFG

Strap Pins <small>See Table 12.3</small>				Functions Selected by This Strapping		
STRAP5	STRAP4	STRAP3	SMB_ALERT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1

Strap Pins <small>see Note</small>			RAMCFG Setting Number <small>(see Memory SVL for memory configs corresponding to these numbers)</small>
STRAP2	STRAP1	STRAP0	
L	L	L	0 (0x000)
L	L	H	1 (0x001)
L	H	L	2 (0x002)
L	H	H	3 (0x003)
H	L	L	4 (0x004)
H	L	H	5 (0x005)
H	H	L	6 (0x006)
H	H	H	7 (0x007)
L	L	M	8 (0x008)
L	M	L	9 (0x009)
L	M	H	10 (0x00A)
L	H	M	11 (0x00B)
M	L	L	12 (0x00C)
M	L	H	13 (0x00D)

Memory Density	Allowed Memory Configuration	FBDVD/Q	Vendor	Manufacturer Part Number	Die Revision	Straps	Memory Speed Grade	Date Code	Qual Plan	Status
8 Gb	256Mx32	1.35 V and 1.5V ⁶	Hicon	H151J256H32HF-R0.8	A-010	8 Gbps	H7A	Full	Production candidate	
			Hynix	HGGCHN2448R-R2C	A-010	8 Gbps	N/A	Full	Production candidate	
		1.35V and 1.5V ⁶	Samsung	E4G8D3275FC-HC25	B-010	8 Gbps	N/A	Full	Production candidate	


Strap Pins	see Note 1
------------	------------


Strap Pins			PS_OVERY pin
ROM_S0 use Mode 2	ROM_S1	ROM_SCLK	
L	L	L	PS_OVERY function ENABLED
L	L	H	PS_OVERY function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)


Note 1: Configurations other than the two listed in Table 12.4 must be avoided, as otherwise damage to strain inputs may result.


Note 2: The ROM50 pin should be pulled low using a 10 k Ω resistor instead of a 100 k Ω resistor.


	Voltage (V)		
LEVEL	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V 0.3V<pin voltage<0.5V		
























同方国际信息技术有限公司			
File: N18P-G62 NVDD			
Size	Document Number	GK5MPFX	
C		Rev 1.0	
Date: Friday, November 29, 2019		Sheet 53	of 81

WQPIG3015A-1R0M
L(luH) / DCR TYP=42mohm, MAX=45mohm
I-sat=4.8A / Irms=4.1A
Size (26x11.5mm)



FOR HW sequence : 1. ADD U98 D54,DEL R4802 ; 2. R501 change 0 TO 10K,ADD C463 0.22uf ; 3. PG56:ADD C5234; 4. R913 change 10K TO 12K ; 5. ADD R4870\C5235



FBVDDQ_MEM

N18P-G1/G0 FBVDDQ:
Peak: 20A
Continuous: 14A

INVDD 4PHASE	FW 1503
FBVDD DDR5 2PHASE	FW 1504
FBVDD DDR6 2PHASE	FW 1502


MP2884AGU_1503


同方国际信息技术有限公司

File: N18P-G62 FBVDDQ_MEM


Doc: Document Number GK5MPFX Rev: 1.0

Date: Friday, November 29, 2019 Sheet: 55 of 61





TGP Control	GPU_TGP_UP	OVRM_TGP_SEL
TGP Watt		
OVER 130W	HIGH	HIGH
100W TO 110W	HIGH	LOW
115W TO 130W (7S)	LOW	HIGH
75W TO 90W (7Z)	LOW	LOW

 同方国际信息技术有限公司

Title		
N18P-G62 TGP		
Size	Document Number	Rev
A	GK5MPFX	1.0
Date:	Friday, November 29, 2019	Sheet 59 of 61

GK5CNSZ A->A1 change list:
1.Epio8 power PCIE14 0.5W issue(close VCORE program mode)
POP R352 10K-04
R303 10K-04->0-04
EC GPC4(PIN120) connect to R303
2.Correcting PCH_PWROK,SYS_PWROK & PM_RSMRST# series resistors
R249,R282 and R232 connect to EC
POP R108 100K-04
R126 1.05VA_PCH_PG->5VA_PG
3.CNEDP1 PWR19 change to +3.3V_LCD for 4K PANEL
CNEDP1.19 from GND change to +3.3V_LCD
4.MP2949AGQKT VIN_SEN 1/16 divider network
R336 2M-04,R332 133K-1-04
5.PEX_VDD LDO -> Low switch for NV sequencing
PU14 APL5934BKAI-TRG(LDO)->APL3523QB1-TRG(low switch)
R454 10-06 ->2-06
6.FBVDDQ_MEM discharge circuit modify to dual path
Add Q139 2N7002K-H
7.PCH PCIE change
PCIEB(NA)-> PCIE15 WLAN
PCIE5(GE)-> PCIE14 LAN
8.type usb2.0 (usb 5) reverse modify
USB_PP5,USB_PP5 swap
9.ME KB ID PIN pull high resistor 1%
R283 10K-04->10K-1-04
Add C184
10.+VPHY_P24
POP C41 10U-6.3-06R
11.+VCCPHVLD0_1P8
R25 +1.8VA->+VCCPRIM_1P8
12.GPU SMBUS to EC SMBUS reverse modify
PCH_SML_CLK & PCH_SML_IDAT SWAP
13.FAN_CONN change SPIN to 4PIN
Remove U14 & U16 APL5607AKI-TRG
CNFAN1 & CNFAN2 WB 3P SMT,P1.25,3800K-F03N-03LENT->CON_WB_4H125_3800K-F04N_ENT
14.NVDD discharge circuit modify
MTDK5S6R-0-T1-G change to 2N7002K-H
15.EDP power sequencing
Q101 remove
Add Q49 2N7002K-H,Q113 MTDK5S6R-0-T1-G change to 2N7002K-H
R373 82K-1-04->220K-1-04
C452 47U-25-04R-K->1U-10-04R-K
16.Detect ID thickness
CNAUDI01_22 add net THICKNESS_ID_DET
EC U5.82(GPE1) add net THICKNESS_ID_DET
17.EC detect ME KB US or UK sequencing
EC U5.104(GPg6) add net SUS_ON
Add D17
R15 P15, P16,3, P17 3 and PU19.3 PM_SLP_S4#->SUS_ON_S4#
18.DCIN SAFETY_PROTECT combine to TI charger ic
Delete Q41, Q43, Q120 and other component
19.HDMI & DIP hot plug add pull low resistor
change R133 100K-04 to pull low
20.+VCORE off sequencing modify
Add D24 BAT54WS
21.PEX_CLKREQ# level shift mos change
Q78 2N7002K-H->A25K3019,T1G
22.1V8_MAIN sequencing
UNPOP C479
R455 10-06 -> 2-06
23.+5VA choke 3mm->2mm for ME
L15 WSRPG0603-2R2M-H->EM-15AM28V01
24.VCCST_PG sequencing tuning
remove U1
Q6.2 net name change to EN_VCORE
25.CNV1 follow check list
R227 R228 22-1-04 -> 0-04
R812 R814 33-1-04 -> 0-04
Reserve C53
26.Mini DP & HDMI Hot plug
Remove Q28, Q33, Q35
R674 51K-1-04, R637 0-04, R639 0-04
27.Crystal tuning
C5, C6 22P-50-04N-J -> 15P-50-04N-J
C1405, C1409 18P-50-04N-J -> 33P-50-04N-J
28.PJP change to Short plane
Remove PJP2, PJP5, PJP7, PJP8, PJP10, PJP11
29.ME KB ADD ESD
Remove R139, R153,R120
Add D60-D73
30.HDMI SI tuning
Q86 L25K3019LT1G->LMBT3904LT1G
R430 4.7K-04->100-04
31.AC VIN input add H.4mm CAP
Add C74, C597, C598 EEH4S1E330L
32.AC VIN input add H.4mm CAP
33.AC VIN input add H.4mm CAP
34.AC VIN input add H.4mm CAP
35.AC VIN input add H.4mm CAP
36.SPK bead placement change for EMI request
Del R125, R252, R285, R287
37.Battery only leakage current improving
R442 220K-1-04 -> 2M-04, R451 100K-1-04 -> 1M-04
R438,R437,R218,R203,R199,R217,R297, R359 470K-04->1M-04
R194 93.1K-0.1-04->108K-1-04
R187 13.3K-0.1-0402->28K-1-04
38.RTC battery tuning
UNPOP R382
39.EMI request
UNPOP L23, L29, L35, L36
POP R312, R453, R329, R327, R462, R469, R468, R465
AB11, AB12, AB8, AB9 BD-FCM1608KF-800T07->FCM1608KF-121T06
POP C1005, C1006, C988, C951, C921, C924, C1000 33P-50-04N-J

GK5CNSZ A1->A2 change list:
1.+5V_AMP modify
Remove AB10
2.AB8, AB9, AB11, AB12 FCM1608KF-121T06 -> BD-HCB1608KF-120
3.CN5S01 support NVMe
PCIE 17-20 -> PCIE 21-24

GK5CNSZ A2->A3 change list:
1.CNKB1 +5VS modify
Add PU17 to sepearate KB power control by EC
2.Q8 soft start modify
C3556 1U-25-04X-K->47n-16-04X-K
UNPOP C3582
3.+VCORE & NVVDD +VIN INPUT CAP modify for fast transient
C329,C326... 1U-25-06R-K->10U-25-06R
C1372,C1370... 1U-25-06R-K->10U-25-06R

GK5CNSZ A3->B change list:
1.Q8 soft start modify
Reserving R460 for discharge
C3582 10n-50-04X-K
2.Jumper modify
GJP1,GJP2,GJP3,GJP4,GJP6,GJP7 -> TOPSHORT_20X30 ->topshort-0402_NMASK
GJP5 topshort-0402->topshort-0402_NMASK
Remove PJP1,PJP6,PJP9,PJP12
3.Remove All MEKB ESD
Remove D60 - D73
4.Short +5VS to +5V_MEKB
Add R120
UNPOP PU17...
5.MEKB new PIN definition
GPJ7 net name change to MEKB_PWM_LED_B0ID
GPJ2 net name change to A_COVER_LED
GPJ2 net name change to MEKB_INT#
6.+5VA noise reduce
R449 360K-1-04->270K-1-04
Add R474
7.NVDD MLCC TOP & BOT reducing noise
Remove C2821
8.+5VA increase voltage for USB Droop
R448 23.2K-1-04->23.7K-1-04
9.TYPEC CC PIN power change
R362, R703 +5VS->+5V_TYPEC
10.All USB port power from +5VS to +5VA
CNUSB1.5 +5VS, CR_CN
R146,U27.2,U27.3,R142 +5VS->+5VA
11.DFM check list request
POP C689 1U-10-04R-K
12.reserve internal 1.8V VRM solution
Delete R26
R610,R16,R6B11 +1.8VA->+VCCPRIM_1P8
13.BAT_SMB driving improving
R144,R145 4.7K-04->1K-04
14.MP2949AGQKT reserve 3.3V option
Add R356
15.R3314,R3315 100-1-04-> 10-1-04
16.CNV1_CLKIN_XTAL CAP filter
C32 10P-50-04N-J
GK5CNSZ B change list:
1.QKEY reserve
POP R205,R208 0-04
Add R624,R625

GK5CNSZ V1.0->V1.1 change list:
1.CLKOUT_LPC0 noise reducing
Add C474 22P-50-04N-J
2.BAT_SMBUS compatible tuning
R144 & R145 1K-04 -> 2.2K-1-04
3.+1.05VA_PCH increase voltage
R360 3.01K-1-04
R394 9.78K-1-04
4.Support Subwoofer
POP R161 0-04
GK5CNSZ V1.1->V1.2 change list:
1.+3.3V add twice Low switch
Add PU23, C599, C461
2.CHG_REF CAP value change
C353,C355 1U-10-04R-K->2.2U-6.3-04R
3.BAT_1ZERO accuracy modify
Add R347 100K-1-04
UNPOP R326
4.Support 3.5V 144HZ PANEL
Add U18 LDO IC & related component
discharge circuit Q49 & Q113 modify
5.Remove SPI_FP, Add USB_FP
Remove PCH_GSPI1_CLK
Add USB_PP10 & USB_PP10
GK5CNSZ V1.1->V1.2 BOM change list:
1.DCIN MOS
Q8 Q9 MT60N03H8 -> MT62DSN03BH8-0-T6-G
2.+3.3V Dual LOW SWITCH
POP PU23 APE8910_GN3B
3.+3.3VA Voltage increase to 3.4586V
R443 56.2K-1-04 -> 44.2K-1-04
R452 18K-1-04 -> 13.3K-1-04
4.ME KB ID pull high modify
R283 10K-1-04 ->11.8K-1-04
5.WEBCAM USB 0 ohm -> common choke
UNPOP R520,R542 0-04
POP L16 QTCW2012EH4-120-LF
C689 1U-10-04R-K->33P-50-04N-J
6.IR CAMERA POWER CAP
C555 POP 33P-50-04N-J

HISTORY		
File		
Rev	Document Number	Rev
C	GK5CNSZ	1.0
Date	Friday, November 24, 2017	Sheet 80 of 81

Revision History

VA TO VB Date: 2019/11/25

PCB Version: B PCB P/N XXXX

No.	Modify Item	Modify Details	Schematic/Layout/BOM Change	Page
1	B1-ADD INTEL DEBUG PROC Circuit		Schematic&Layout	7
2	B2-B3 DEL DDS; Recover old GK5CP5X EDP CONNECT ; @R373, ADD R4800	@R373, ADD R4800	Schematic&BOM	12
3	B-3 Changed PWR_USB# to DGPU_PWR_ON	Layout	Schematic	24
4	B-4 Moved PWR_USB# to EC GPG2	Layout	Schematic	24
5	B-5 Changed DGPU_PWR_ON to DB_THERMISTOR DB_THERMISTOR PULL-UP	Layout &ADD R4871	Schematic&BOM	24
6	B-6 Changed PWR_USB# pull up to MIRROR_FUNCION	Layout &del R623	Schematic&BOM	24
7				24
8	B-7Changed GPH5 HYB_ON TO CHG_G_LED	Layout	Schematic	24
9	B-8 PM_CLKRUN# ADD R4864	@R4864	Schematic	24
10	B-9 +5VS_KB ADD R4867 COLAY +5VS	@R4867	Schematic	24
11	B-10 CNAUDIO1 PIN 24 Changed GND TO thermal sensor signal	Add R4872	Schematic&BOM	32
12				35
13				

HISTORY2			
Size	Document Number	Rev	
Created	0000000000	1.0	
Date	Thursday, December 06, 2019	Sheet	01 of 01